

7E7086

Roll No. ISERBECO2 |

Total No of Pages: 3

7E7086

B. Tech. VII Sem. (Main / Back) Exam., Nov. – Dec. – 2018 Electronics & Communication Engineering 7EC6.3A VHDL

Time: 3 Hours

Maximum Marks: 80

Min. Passing Marks: 26

Instructions to Candidates:

Attempt any five questions, selecting one question from each unit. All questions carry equal marks. Schematic diagrams must be shown wherever necessary. Any data you feel missing suitably be assumed and stated clearly.

Units of quantities used/calculated must be stated clearly.

Use of following supporting material is permitted during examination. (Mentioned in form No. 205)

1. <u>NIL</u>

2. NIL

UNIT- I

Q.1 (a) Describe the programming structure of VHDL and also explain Functional Simulation. [8]

(b) Describe the Behavioral & Structural style of modeling with suitable example. [8]

OR

Q.1 Write a VHDL code for -

(a) D - Latch.

[4]

(b) Half adder

[4]

(c) 4×1 MUX

[4]

(d) 3 - input NAND gate

[4]

[7E7086]

Page 1 of 3

[2560]



UNIT-II

Q.2	(a)	Explain Sequential statements with example.	[8]
	(b)	VHDL Description of structure with suitable example?	[8]
		OR \	
Q.2	(a)	Given the following function $f = ab + cd$. Write an entity declarate	ion and
		alternative architectures for a system that computes the function.	[8]
	(b)	Explain Model Organization with example.	[4]
	(c)	What is NULL Transactions? Explain.	[4]
		<u>UNIT-III</u>	
Q.3	3 (a)	Consider the function: $y = \overline{x_1} \overline{x_3} + x_2 \overline{x_3} + \overline{x_1} x_2$. Use the truth table to	derive a
		circuit for y that uses a $2 - to - 1$ MUX.	[8]
	(b)	Write a VHDL Code that specifies the barrel shifter circuit.	[8]
		<u>OR</u>	
Q.3	(a)	Explain in brief Binary encoder & Binary decoder and explain Sensitivity	list. [8]
	(b)	Write a VHDL Code for a BCD - to - 7 Segment Code converter using	g a select
		signal assignment.	[8]
		<u>UNIT- IV</u>	
Q.4	(a)	Write a VHDL Code of Serial Adder and also explain one hot encoding.	[8]
	(b)	Write short note on Mealy type FSM with example.	[8]
		<u>OR</u>	
[7]	27086	Page 2 of 3	[2560]

[7E7086] ·

				, i
Q.4 (a) Writ	e down short note or	Nending Machine with	example.	[8]
(b) Writ	e down VHDL Cod	e for Moore type FSM	and also be expl	ain Mealy type
	e state machine.			[8]
		UNIT- V	egunt ur 👂 🔭	
Q.5 (a) Ho	w many 16K memor	ries can be placed (with	out over lapping)	in the memory
spa	ice of a processor tha	t has 24 address lines?	•	[8]
(b) Us	ing Logic gates, de	sign an active low chi	p select for the	memory device
	scribad in each of the	e following situations.		[8]
de	scribed in each of the			
de	scribed in each of the		, .	
		<u>OR</u>	and how it can be	e minimized? [8]
Q.5 (a) Ex	xplain SRAM in brief	OR f and what is Clock skew	hiter, die an ein	
Q.5 (a) Ex	xplain SRAM in brief	<u>OR</u>	hiter, die an ein	e minimized? [8]
Q.5 (a) Ex	xplain SRAM in brief	OR f and what is Clock skew	hiter, die an ein	
Q.5 (a) Ex	xplain SRAM in brief	OR f and what is Clock skew	hiter, die an ein	
Q.5 (a) Ex	xplain SRAM in brief	OR f and what is Clock skew	hiter, die an ein	
Q.5 (a) Ex	xplain SRAM in brief	OR f and what is Clock skew	hiter, die an ein	
Q.5 (a) Ex	xplain SRAM in brief	OR f and what is Clock skew	hiter, die an ein	

Page 3 of 3

[2560]